OpenASIP
2.0
src
applibs
HWGen
HWGenTools.hh
Go to the documentation of this file.
1
/*
2
Copyright (c) 2018 Tampere University.
3
4
This file is part of TTA-Based Codesign Environment (TCE).
5
6
Permission is hereby granted, free of charge, to any person obtaining a
7
copy of this software and associated documentation files (the "Software"),
8
to deal in the Software without restriction, including without limitation
9
the rights to use, copy, modify, merge, publish, distribute, sublicense,
10
and/or sell copies of the Software, and to permit persons to whom the
11
Software is furnished to do so, subject to the following conditions:
12
13
The above copyright notice and this permission notice shall be included in
14
all copies or substantial portions of the Software.
15
16
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19
THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22
DEALINGS IN THE SOFTWARE.
23
*/
24
/**
25
* @file HWGenTools.hh
26
*
27
* @author Aleksi Tervo 2018 (aleksi.tervo-no.spam-tut.fi)
28
*/
29
#pragma once
30
#include <string>
31
32
namespace
HDLGenerator
{
33
enum class
Language
{
VHDL
,
Verilog
};
34
enum class
WireType
{
Auto
,
Vector
};
35
enum class
Direction
{
In
,
Out
};
36
enum class
ResetOption
{
Mandatory
,
Optional
};
37
struct
Width
{
38
std::string
strWidth
;
39
int
intWidth
;
40
};
41
}
HDLGenerator::ResetOption::Optional
@ Optional
HDLGenerator::ResetOption::Mandatory
@ Mandatory
HDLGenerator
Definition:
BinaryOps.hh:35
HDLGenerator::Width::intWidth
int intWidth
Definition:
HWGenTools.hh:39
HDLGenerator::Direction::In
@ In
HDLGenerator::Width::strWidth
std::string strWidth
Definition:
HWGenTools.hh:38
HDLGenerator::WireType
WireType
Definition:
HWGenTools.hh:34
HDLGenerator::Language::Verilog
@ Verilog
HDLGenerator::ResetOption
ResetOption
Definition:
HWGenTools.hh:36
HDLGenerator::Language
Language
Definition:
HWGenTools.hh:33
HDLGenerator::Direction::Out
@ Out
HDLGenerator::WireType::Auto
@ Auto
HDLGenerator::WireType::Vector
@ Vector
HDLGenerator::Direction
Direction
Definition:
HWGenTools.hh:35
HDLGenerator::Language::VHDL
@ VHDL
HDLGenerator::Width
Definition:
HWGenTools.hh:37
Generated by
1.8.17