Go to the documentation of this file.
84 std::string rv=
"hello";
90 const std::string& ,
int ) {
98 const std::string& ) {
UInt32 InstructionAddress
TTAMachine::Machine * machine
the architecture definition of the estimated processor
virtual void writeIMem(const char *data, int size)
virtual std::string registerFileValue(const std::string &rfName, int registerIndex=-1)
virtual void next(int count=1)
virtual InstructionAddress programCounter() const
Word MinimumAddressableUnit
Type for storing a MAU (must be unsigned type!). This limits the maximum size of the simulated minimu...
virtual SimValue FUPortValue(const std::string &fuName, const std::string &portName)
MinimumAddressableUnit MAU
MinimumAddressableUnit MAU
TCEDBGController(SimulatorFrontend &frontend, const TTAMachine::Machine &machine, const TTAProgram::Program &program)
virtual MAU readMem(Word address, const AddressSpace &)
virtual void runUntil(UIntWord address)
MinimumAddressableUnit MAU
virtual void step(double count=1)
find Finds info of the inner loops in the program
virtual void writeMem(Word address, MAU data, const AddressSpace &)
virtual SimValue immediateUnitRegisterValue(const std::string &iuName, int index=-1)