Go to the documentation of this file.
32 #ifndef TTA_PROJECT_FILE_GENERATOR_HH
33 #define TTA_PROJECT_FILE_GENERATOR_HH
51 void addHdlFiles(
const std::vector<TCEString>& files);
const PlatformIntegrator * integrator() const
const PlatInt::SignalMapping * signalMapping(int index) const
std::vector< TCEString > memInitFiles_
TCEString extractFUName(const TCEString &port, const TCEString &delimiter) const
TCEString toplevelEntity() const
std::vector< SignalMapping * > SignalMappingList
int signalMappingCount() const
virtual void writeProjectFiles()=0
std::pair< TCEString, TCEString > SignalMapping
PlatInt::SignalMappingList signalMap_
void addHdlFiles(const std::vector< TCEString > &files)
ProjectFileGenerator(TCEString coreEntity, const PlatformIntegrator *integrator)
const std::vector< TCEString > & memInitFileList() const
const PlatformIntegrator * integrator_
virtual ~ProjectFileGenerator()
void addHdlFile(const TCEString &file)
TCEString coreEntity() const
void addMemInitFile(const TCEString &memInit)
const std::vector< TCEString > & hdlFileList() const
TCEString coreEntity_
the HDL entity of the non-integrated TTA core
void addSignalMapping(const PlatInt::SignalMapping &mapping)
std::vector< TCEString > hdlFiles_