OpenASIP 2.2
Loading...
Searching...
No Matches
TCEDBGController.cc
Go to the documentation of this file.
1/*
2 This file is part of TTA-Based Codesign Environment (TCE).
3
4 Permission is hereby granted, free of charge, to any person obtaining a
5 copy of this software and associated documentation files (the "Software"),
6 to deal in the Software without restriction, including without limitation
7 the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 and/or sell copies of the Software, and to permit persons to whom the
9 Software is furnished to do so, subject to the following conditions:
10
11 The above copyright notice and this permission notice shall be included in
12 all copies or substantial portions of the Software.
13
14 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
18 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
19 FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
20 DEALINGS IN THE SOFTWARE.
21*/
22
23/**
24 * @file TCEDBGController.cc
25 *
26 * Stand-in replacement for the FPGA controller in the HardwareDebugger branch on
27 * launchpad. Minimum implementation to get TCE to compile.
28 *
29 * @author Kalle Raiskila 2014
30 */
31
32#include "TCEDBGController.hh"
33#include "SimValue.hh"
34
36
43
44void
46 Word /*address*/,
47 MAU /*data*/,
48 const AddressSpace& /*space*/) {
49}
50
51MAU
53 Word /*address*/,
54 const AddressSpace& /*space*/) {
55 return 0;
56}
57
58void
60 const char *,
61 int /*size*/) {
62}
63
64void
65TCEDBGController::step(double /*count = 1*/) {}
66
67void
68TCEDBGController::next(int /*count = 1*/) {}
69
70void
72
73void
75
76void
79
80std::string
82 const std::string& /*rfName*/,
83 int /*registerIndex = -1*/) {
84 std::string rv="hello";
85 return rv;
86}
87
90 const std::string& /*iuName*/, int /*index = -1*/) {
91 SimValue rv;
92 return rv;
93}
94
97 const std::string& /*fuName*/,
98 const std::string& /*portName*/) {
99 SimValue rv;
100 return rv;
101}
102
105 return 0;
106}
107
108/* vim: set ts=4 expandtab: */
Word UIntWord
Definition BaseType.hh:144
Word MinimumAddressableUnit
Type for storing a MAU (must be unsigned type!). This limits the maximum size of the simulated minimu...
Definition BaseType.hh:184
UInt32 InstructionAddress
Definition BaseType.hh:175
MinimumAddressableUnit MAU
TTAMachine::Machine * machine
the architecture definition of the estimated processor
find Finds info of the inner loops in the program
MinimumAddressableUnit MAU
TCEDBGController(SimulatorFrontend &frontend, const TTAMachine::Machine &machine, const TTAProgram::Program &program)
virtual void writeIMem(const char *data, int size)
virtual void next(int count=1)
virtual std::string registerFileValue(const std::string &rfName, int registerIndex=-1)
MinimumAddressableUnit MAU
virtual SimValue immediateUnitRegisterValue(const std::string &iuName, int index=-1)
virtual SimValue FUPortValue(const std::string &fuName, const std::string &portName)
virtual void step(double count=1)
virtual MAU readMem(Word address, const AddressSpace &)
virtual InstructionAddress programCounter() const
virtual void writeMem(Word address, MAU data, const AddressSpace &)
virtual void runUntil(UIntWord address)
virtual void reset()
virtual void run()