Go to the documentation of this file.
34 #ifndef TTA_PROGE_TEST_BENCH_GENERATOR_HH
35 #define TTA_PROGE_TEST_BENCH_GENERATOR_HH
62 const std::string& dstDirectory,
const std::string& progeOutDir,
63 const std::string& entityStr =
"tta0");
69 const std::string& fuName,
const std::string& epName,
bool widthIsOne,
70 const std::string& memoryName,
const std::string& memoryLine);
72 std::string dstDirectory,
73 const std::string& dmemImage =
"dmem_init.img",
74 const std::string& dataWidth =
"",
75 const std::string& addrWidth =
"");
77 const std::string& dstDirectory,
const std::string& topLevelVhdl,
78 const std::string& signalMappings);
void copyTestBenchFiles(const std::string &dstDirectory)
void createFile(const std::string &fileName)
IDF::MachineImplementation * implementation
the implementation definition of the estimated processor
void generate(const ProGe::HDL language, const TTAMachine::Machine &mach, const IDF::MachineImplementation &implementation, const std::string &dstDirectory, const std::string &progeOutDir, const std::string &entityStr="tta0")
void createProcArchVhdl(const std::string &dstDirectory, const std::string &topLevelVhdl, const std::string &signalMappings)
void createTBConstFile(std::string dstDirectory, const std::string &dmemImage="dmem_init.img", const std::string &dataWidth="", const std::string &addrWidth="")
ProGeTestBenchGenerator()
virtual ~ProGeTestBenchGenerator()
std::string getSignalMapping(const std::string &fuName, const std::string &epName, bool widthIsOne, const std::string &memoryName, const std::string &memoryLine)
HDL
HDLs supported by ProGe.