41 "altera_onchip_ram_comp.vhd";
49 std::ostream& warningStream,
50 std::ostream& errorStream):
52 integrator, warningStream, errorStream) {
55 bool noInvert =
false;
57 byteEnableWidth <<
DATAW_G <<
"/8";
static const TCEString ADDRW_G
std::vector< TCEString > instantiateAlteraTemplate(const TCEString &templateFile, const TCEString &outputPath) const
static const TCEString DATAW_G
AlteraOnchipRamGenerator(int memMauWidth, int widthInMaus, int addrWidth, TCEString initFile, const PlatformIntegrator *integrator, std::ostream &warningStream, std::ostream &errorStream)
virtual TCEString instanceName(int coreId, int memIndex) const
virtual bool generatesComponentHdlFile() const
virtual std::vector< TCEString > generateComponentFile(TCEString outputPath)
virtual TCEString moduleName() const
static const TCEString COMPONENT_FILE
virtual ~AlteraOnchipRamGenerator()
TCEString memoryIndexString(int coreId, int memIndex) const
int memoryWidthInMaus() const
void addPort(const TCEString &name, HDLPort *port)
int memoryTotalWidth() const
int memoryAddrWidth() const
TCEString ttaCoreName() const
@ BIT_VECTOR
Several bits.