OpenASIP 2.2
Loading...
Searching...
No Matches
LoopBufferBlock.hh
Go to the documentation of this file.
1/*
2 Copyright (c) 2002-2015 Tampere University.
3
4 This file is part of TTA-Based Codesign Environment (TCE).
5
6 Permission is hereby granted, free of charge, to any person obtaining a
7 copy of this software and associated documentation files (the "Software"),
8 to deal in the Software without restriction, including without limitation
9 the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 and/or sell copies of the Software, and to permit persons to whom the
11 Software is furnished to do so, subject to the following conditions:
12
13 The above copyright notice and this permission notice shall be included in
14 all copies or substantial portions of the Software.
15
16 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 DEALINGS IN THE SOFTWARE.
23 */
24/*
25 * @file LoopBufferBlock.hh
26 *
27 * Declaration of LoopBufferBlock class.
28 *
29 * Created on: 3.12.2015
30 * @author Henry Linjam�ki 2015 (henry.linjamaki-no.spam-tut.fi)
31 * @note rating: red
32 */
33
34#ifndef LOOPBUFFERBLOCK_HH_
35#define LOOPBUFFERBLOCK_HH_
36
37#include <string>
38
39#include "BaseNetlistBlock.hh"
40
41#include "NetlistPort.hh"
42#include "ProGeContext.hh"
43
44#include "Exception.hh"
45
46namespace ProGe {
47
48/*
49 * Block that represents loop buffer unit.
50 */
52public:
53 LoopBufferBlock() = delete;
55 const ProGeContext& context, BaseNetlistBlock* parent = nullptr);
56 virtual ~LoopBufferBlock();
57
58 void setBlockWidthParameter(const std::string value);
59 void setBufferSizeParameter(const std::string value);
60 void setIterationPortWidthParameter(const std::string value);
61 void setCoreIdParameter(const std::string value);
62 void setUsageTracingParameter(bool setting);
63
64 const NetlistPort& lockReqPortIn() const;
65 const NetlistPort& lockReqPortOut() const;
66 const NetlistPort& lockPortIn() const;
67 const NetlistPort& lockPortOut() const;
68 const NetlistPort& instructionPortIn() const;
69 const NetlistPort& instructionPortOut() const;
70 const NetlistPort& startPortIn() const;
71 const NetlistPort* stopPortIn() const;
72 const NetlistPort& loopBodySizePortIn() const;
73 const NetlistPort* loopIterationPortIn() const;
74 const NetlistPort& lenCntrPortOut() const;
75 const NetlistPort& loopFromImemPortOut() const;
76
77 virtual void write(
78 const Path& targetBaseDir, HDL targetLang = VHDL) const override;
79
80private:
81
94
95 std::string implmenetationFile_ = "";
96 std::string entityStr_ = "tta0";
97};
98
99} /* namespace ProGe */
100
101#endif /* LOOPBUFFERBLOCK_HH_ */
void setUsageTracingParameter(bool setting)
virtual void write(const Path &targetBaseDir, HDL targetLang=VHDL) const override
const NetlistPort & instructionPortOut() const
void setBlockWidthParameter(const std::string value)
const NetlistPort * loopIterationPortIn() const
const NetlistPort & instructionPortIn() const
const NetlistPort & loopBodySizePortIn() const
void setCoreIdParameter(const std::string value)
void setBufferSizeParameter(const std::string value)
const NetlistPort & startPortIn() const
const NetlistPort & lenCntrPortOut() const
const NetlistPort & loopFromImemPortOut() const
NetlistPort * loopFromImemPortOut_
const NetlistPort & lockPortOut() const
NetlistPort * lockReqPortOut_
NetlistPort * loopBodySizePortIn_
NetlistPort * instructionPortOut_
const NetlistPort & lockReqPortIn() const
NetlistPort * loopIterationPortIn_
NetlistPort * lenCntrPortOut_
void setIterationPortWidthParameter(const std::string value)
const NetlistPort * stopPortIn() const
NetlistPort * instructionPortIn_
const NetlistPort & lockPortIn() const
const NetlistPort & lockReqPortOut() const
Definition FUGen.hh:54
HDL
HDLs supported by ProGe.
Definition ProGeTypes.hh:40
@ VHDL
VHDL.
Definition ProGeTypes.hh:41