OpenASIP  2.0
InverterBlock.hh
Go to the documentation of this file.
1 /*
2  Copyright (c) 2002-2015 Tampere University.
3 
4  This file is part of TTA-Based Codesign Environment (TCE).
5 
6  Permission is hereby granted, free of charge, to any person obtaining a
7  copy of this software and associated documentation files (the "Software"),
8  to deal in the Software without restriction, including without limitation
9  the rights to use, copy, modify, merge, publish, distribute, sublicense,
10  and/or sell copies of the Software, and to permit persons to whom the
11  Software is furnished to do so, subject to the following conditions:
12 
13  The above copyright notice and this permission notice shall be included in
14  all copies or substantial portions of the Software.
15 
16  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22  DEALINGS IN THE SOFTWARE.
23  */
24 /*
25  * @file InverterBlock.hh
26  *
27  * Declaration of InverterBlock class.
28  *
29  * Created on: 15.5.2015
30  * @author Henry Linjamäki 2015 (henry.linjamaki-no.spam-tut.fi)
31  * @note rating: red
32  */
33 
34 #ifndef INVERTERBLOCK_HH
35 #define INVERTERBLOCK_HH
36 
37 #include "BaseNetlistBlock.hh"
38 
39 namespace ProGe {
40 
41 class NetlistPort;
42 class Netlist;
43 
44 /*
45  * Inverter block. Inverts given signal.
46  */
48 public:
50  const NetlistPort& input,
51  const NetlistPort& output);
52  virtual ~InverterBlock();
53 
54  const NetlistPort& inputPort() const;
55  const NetlistPort& outputPort() const;
56 
57 private:
58  InverterBlock();
59 
62 };
63 
64 } /* namespace ProGe */
65 
66 #endif /* INVERTERBLOCK_HH */
ProGe::InverterBlock
Definition: InverterBlock.hh:47
ProGe::BaseNetlistBlock
Definition: BaseNetlistBlock.hh:59
ProGe::InverterBlock::~InverterBlock
virtual ~InverterBlock()
Definition: InverterBlock.cc:45
ProGe::InverterBlock::input_
const NetlistPort * input_
Definition: InverterBlock.hh:60
ProGe::InverterBlock::InverterBlock
InverterBlock()
Definition: InverterBlock.cc:43
ProGe::InverterBlock::invertedOut_
const NetlistPort * invertedOut_
Definition: InverterBlock.hh:61
ProGe::InverterBlock::outputPort
const NetlistPort & outputPort() const
Definition: InverterBlock.cc:61
ProGe
Definition: FUGen.hh:54
BaseNetlistBlock.hh
ProGe::NetlistPort
Definition: NetlistPort.hh:70
ProGe::InverterBlock::inputPort
const NetlistPort & inputPort() const
Definition: InverterBlock.cc:56