Go to the documentation of this file.
33 #ifndef TTA_STRATIX3_DEV_KIT_INTEGRATOR_HH
34 #define TTA_STRATIX3_DEV_KIT_INTEGRATOR_HH
77 virtual void printInfo(std::ostream& stream)
const;
virtual TCEString deviceSpeedClass() const
static const TCEString DEVICE_SPEED_CLASS_
static const TCEString DEVICE_NAME_
virtual void setDeviceFamily(TCEString devFamily)
static const TCEString PIN_TAG_
virtual ProjectFileGenerator * projectFileGenerator() const
PlatInt::PinMap stratix3Pins_
static const TCEString DEVICE_PACKAGE_
void addSignalMapping(const TCEString &signal)
static const TCEString DEVICE_FAMILY_
QuartusProjectGenerator * quartusGen_
virtual TCEString devicePackage() const
virtual TCEString deviceFamily() const
static const int DEFAULT_FREQ_
std::map< TCEString, SignalMappingList * > PinMap
HDL
HDLs supported by ProGe.
virtual void integrateProcessor(const ProGe::NetlistBlock *ttaCore)
Stratix3DevKitIntegrator()
virtual int targetClockFrequency() const
virtual ~Stratix3DevKitIntegrator()
virtual bool chopTaggedSignals() const
virtual TCEString pinTag() const
virtual void printInfo(std::ostream &stream) const