33#ifndef TTA_STRATIX3_DEV_KIT_INTEGRATOR_HH
34#define TTA_STRATIX3_DEV_KIT_INTEGRATOR_HH
77 virtual void printInfo(std::ostream& stream)
const;
virtual ~Stratix3DevKitIntegrator()
virtual ProjectFileGenerator * projectFileGenerator() const
PlatInt::PinMap stratix3Pins_
virtual void integrateProcessor(const ProGe::NetlistBlock *ttaCore)
Stratix3DevKitIntegrator()
virtual void setDeviceFamily(TCEString devFamily)
static const TCEString DEVICE_FAMILY_
static const TCEString DEVICE_SPEED_CLASS_
virtual bool chopTaggedSignals() const
static const int DEFAULT_FREQ_
static const TCEString DEVICE_PACKAGE_
virtual void printInfo(std::ostream &stream) const
virtual TCEString deviceSpeedClass() const
virtual int targetClockFrequency() const
virtual TCEString devicePackage() const
QuartusProjectGenerator * quartusGen_
static const TCEString PIN_TAG_
static const TCEString DEVICE_NAME_
virtual TCEString deviceFamily() const
void addSignalMapping(const TCEString &signal)
virtual TCEString pinTag() const
std::map< TCEString, SignalMappingList * > PinMap
HDL
HDLs supported by ProGe.