OpenASIP 2.2
Loading...
Searching...
No Matches
Stratix2DSPBoardIntegrator.hh
Go to the documentation of this file.
1/*
2 Copyright (c) 2002-2010 Tampere University.
3
4 This file is part of TTA-Based Codesign Environment (TCE).
5
6 Permission is hereby granted, free of charge, to any person obtaining a
7 copy of this software and associated documentation files (the "Software"),
8 to deal in the Software without restriction, including without limitation
9 the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 and/or sell copies of the Software, and to permit persons to whom the
11 Software is furnished to do so, subject to the following conditions:
12
13 The above copyright notice and this permission notice shall be included in
14 all copies or substantial portions of the Software.
15
16 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 DEALINGS IN THE SOFTWARE.
23 */
24/**
25 * @file Stratix2DSPBoardIntegrator.hh
26 *
27 * Declaration of Stratix2DSPBoardIntegrator class.
28 *
29 * @author Otto Esko 2010 (otto.esko-no.spam-tut.fi)
30 * @note rating: red
31 */
32
33#ifndef TTA_STRATIX2_DSP_BOARD_INTEGRATOR_HH
34#define TTA_STRATIX2_DSP_BOARD_INTEGRATOR_HH
35
36#include <iostream>
37#include <sstream>
38#include <map>
39#include <vector>
40#include <string>
41#include "AlteraIntegrator.hh"
43#include "ProGeTypes.hh"
45
46namespace ProGe {
47 class Netlist;
48 class NetlistBlock;
49 class NetlistPort;
50}
51
53public:
54
56
60 ProGe::HDL hdl,
61 TCEString progeOutputDir,
63 TCEString outputDir,
65 int targetClockFreq,
66 std::ostream& warningStream,
67 std::ostream& errorStream,
68 const MemInfo& imem,
69 MemType dmemType);
70
72
73 virtual void integrateProcessor(const ProGe::NetlistBlock* ttaCore);
74
75 virtual TCEString deviceFamily() const;
76
77 virtual void setDeviceFamily(TCEString devFamily);
78
79 virtual TCEString devicePackage() const;
80
81 virtual TCEString deviceSpeedClass() const;
82
83 virtual int targetClockFrequency() const;
84
85 virtual void printInfo(std::ostream& stream) const;
86
87protected:
88
90 MemInfo dmem,
92 std::vector<std::string> lsuPorts);
93
94 virtual TCEString pinTag() const;
95
96 virtual bool chopTaggedSignals() const;
97
99
100private:
101
102 void generatePinMap();
103
104 void mapToplevelPorts();
105
106 void addSignalMapping(const TCEString& signal);
107
109
111
113
115
117
119
121
122 static const TCEString PIN_TAG_;
123
124 static const int DEFAULT_FREQ_;
125};
126
127#endif
const TTAMachine::Machine * machine() const
std::ostream & warningStream() const
const IDF::MachineImplementation * idf() const
TCEString programName() const
std::ostream & errorStream() const
TCEString coreEntityName() const
virtual void printInfo(std::ostream &stream) const
virtual TCEString deviceSpeedClass() const
QuartusProjectGenerator * quartusGen_
void addSignalMapping(const TCEString &signal)
virtual MemoryGenerator & dmemInstance(MemInfo dmem, TTAMachine::FunctionUnit &lsuArch, std::vector< std::string > lsuPorts)
virtual ProjectFileGenerator * projectFileGenerator() const
virtual void setDeviceFamily(TCEString devFamily)
virtual void integrateProcessor(const ProGe::NetlistBlock *ttaCore)
virtual TCEString deviceFamily() const
virtual TCEString devicePackage() const
std::map< TCEString, SignalMappingList * > PinMap
Definition FUGen.hh:54
HDL
HDLs supported by ProGe.
Definition ProGeTypes.hh:40