33#ifndef TTA_STRATIX2_DSP_BOARD_INTEGRATOR_HH
34#define TTA_STRATIX2_DSP_BOARD_INTEGRATOR_HH
85 virtual void printInfo(std::ostream& stream)
const;
92 std::vector<std::string> lsuPorts);
virtual TCEString pinTag() const
virtual void printInfo(std::ostream &stream) const
static const TCEString DEVICE_NAME_
MemoryGenerator * dmemGen_
static const TCEString DEVICE_PACKAGE_
static const int DEFAULT_FREQ_
virtual TCEString deviceSpeedClass() const
static const TCEString PIN_TAG_
QuartusProjectGenerator * quartusGen_
void addSignalMapping(const TCEString &signal)
virtual MemoryGenerator & dmemInstance(MemInfo dmem, TTAMachine::FunctionUnit &lsuArch, std::vector< std::string > lsuPorts)
PlatInt::PinMap stratix2Pins_
virtual ProjectFileGenerator * projectFileGenerator() const
static const TCEString DEVICE_SPEED_CLASS_
virtual ~Stratix2DSPBoardIntegrator()
static const TCEString DEVICE_FAMILY_
virtual void setDeviceFamily(TCEString devFamily)
virtual bool chopTaggedSignals() const
virtual int targetClockFrequency() const
virtual void integrateProcessor(const ProGe::NetlistBlock *ttaCore)
Stratix2DSPBoardIntegrator()
virtual TCEString deviceFamily() const
virtual TCEString devicePackage() const
std::map< TCEString, SignalMappingList * > PinMap
HDL
HDLs supported by ProGe.